

FIG. 1B




FIG. 2




FIG. 3A

10

340

335

330

B-1 B-2 B-3 B-4 B-5					0
0	0	0	0	0	Store
0	0	0	1	1	Load
0	1	0	0	0	ALU
0	1	1	1	0	MAU
1	0	0	0	0	DSU
1	0	1	1	0	Control Flow
1	1	0	0	0	Set V and LV iVLIW
1	1	1	1	1	XV iVLIW
					341
					342
					343
					344
					345
					346
					347
					348

FIG. 3B




FIG. 3C

360




FIG. 3D

385




FIG. 3E




Fig. 4




Fig. 5A




FIG. 5C

4-bit DSU Style	0000	11	10	9	8	7	6	5	4	3	2	1	0	561
		TM Offs			Rt MO	18	17	16	13	12	11	8	7	6
									Rx MO				Ry MO	
	0001	11	10	9	8	7	6	5	4	3	2	1	0	563
		TM Offs			Rt MO	18	17	16	13	12	11	5	4	3
									Rx MO				ComCtrl MO	
	0010	11	10	9	8	7	6	5	4	3	2	1	0	565
		TM Offs			Rs/t MO	18	17	16	13	12	11	9	8	7
									Rx/BitNum MO				Ft MO	
	0011	11	10	9	8	7	6	5	4	3	2	1	0	
		TM Offs							reserved					
	0100	11	10	9	8	7	6	5	4	3	2	1	0	567
		TM Offs			Rte MO	19	18	17	14	13	12	9	8	7
									Rxe MO				Rye MO	
	0101	11	10	9	8	7	6	5	4	3	2	1	0	569
		TM Offs			Rt MO	17	16	11	6	5	4	3	2	1
									Ry MO				Startbit/FieldLength MO	
	0110	11	10	9	8	7	6	5	4	3	2	1	0	571
		TM Offs			Rt MO	17	16	12	11	10	9	8	7	6
									Rx MO				Nbits MO	
	0111	11	10	9	8	7	6	5	4	3	2	1	0	573
		TM Offs			Rs/t MO	17	16	8	7	15	14	13	12	11
									Ft MO				BitNum MO	

FIG. 5D

4-bit Control Flow




FIG. 5E

600




Fig. 6A

650
↓

13	12	11	10	9	8	7	6	5	4	3	2	1	0
S / P	XV iVLIW 111			4-bit TM2Offs Vb=V0				6-bit TM1Offs Vb=V0					

652 656 654

FIG. 6B

670






Fig. 6C




FIG. 7




FIG. 8




FIG. 9

1000

1015 1025 1035 1045 1055 1065

<u>Cycle</u>	<u>Fetch</u>	<u>Xpand & Dispatch</u>	<u>Decode</u>	<u>Execute</u>	<u>Cond. Ret</u>
i	SP Fetches a B-bit Instr(i)=ADD.S Instruction & loads it into IR1	Previous Instruction Instr(i-1)	Previous Instruction Instr(i-2)	Previous Instruction Instr(i-3)	Previous Instruction Instr(i-4)
i+1	SP Fetches a B-bit Instr(i+1)=XV.S Instruction & loads it into IR1	S/P-bit Indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i)=ADD.S instruction is loaded into IR2. The S/P-bit and 3-bit opcode are decoded in the SP.	Previous Instruction Instr(i-1)	Previous Instruction Instr(i-2)	Previous Instruction Instr(i-3)
i+2	SP Fetches a B-bit Instr(i+2)=COPY.S instruction & loads it into IR1	S/P-bit & opcode indicate an SP XV operation. Local TM fetches occur and a native form of the Instr(i+1)=XV.S instruction is loaded into IR2. The S/P-bit, and 3-bit opcode are decoded in the SP. The VIM address is calculated and the IVLIW is fetched from the XV VIM	The ALU decodes Instr(i)=ADD.S instruction	Previous Instruction Instr(i-1)	Previous Instruction Instr(i-2)
i+3	SP Fetches a B-bit Instr(i+3)=ADD.S instruction & loads it into IR1	S/P-bit Indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i+2)=COPY.S instruction is loaded into IR2.	Instr(i+1)=XV.S causes up to 5 instructions in IVLIW decode	The ALU executes Instr(i)=ADD.S instruction.	Previous Instruction Instr(i-1)
i+4	Fetch next B-bit instruction: Instr(i+4)	S/P-bit Indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i+3)=ADD.S instruction is loaded into IR2.	The DSU decodes the Instr(i+2)=COPY.S instruction	Instr(i+1)=XV.S causes up to 5 instructions in IVLIW execute	The Instr(i)=ADD.S side effects are set in ASFs and ACFs

FIG. 10